| 000 | 00624nam a22001817a 4500 | ||
|---|---|---|---|
| 999 |
_c175606 _d175606 |
||
| 005 | 20200910154515.0 | ||
| 010 | _aENG-128406 | ||
| 020 |
_c769.00 _a9789353948979 |
||
| 035 | _aEN-111938 | ||
| 037 | _bDBAD/PUB | ||
| 082 | _a621.395 | ||
| 100 | _aDillinger, Thomas | ||
| 245 |
_aVLSI Design Methodology Development/ _cby Thomas Dillinger |
||
| 260 |
_aNoida _bPearson _c2020 |
||
| 270 |
_a15th floor,Tower-B,Word Trade Tower,Plot no.1,Block-C sec 16, _bNoida _e201301 _k04466540100 _mcompanysecretary.india@pearson.com |
||
| 300 |
_axvii;734 p.. _c23.5cm(pbk) _bDiagrams |
||
| 942 |
_2ddc _cEN _h621.395 _mDIL |
||